ABSTRACT⎯This letter presents an analytical framework for a performance analysis of the imperfect direct-sequence code division multiple access (DS-CDMA) closed-loop power control (CLPC) loop with loop delay, channel estimation error, and power control command bit error as the parameters under a Rayleigh flat fading environment. The proposed model is verified through a comparison between analytical results and simulation ones.
II. System Model
We consider a wireless CDMA system where the overall propagation loss is caused by the path loss, large-scale shadowing, and small-scale Rayleigh fading. The path loss and shadowing effects can be compensated by the open loop power control while CLPC is employed for the Rayleigh fading mitigation. In this letter, the Jakes fading model is used for a small-scale Rayleigh flat fading channel [2] . Figure 1 illustrates a typical reverse link CLPC block diagram under non-ideal conditions [3] . Besides the basic delay of one power control group (PCG), the unit of power control 1) The power control loop delay d is typically greater than 2 to 3 power control group (PCG) units due to the processing delay, the round-trip delay, and the frame delay [7] . f binary random variable with a specified error rate. The f n = -1 indicates the error in the PCB transmission. The channel estimation error C n (unit dB) is also included in Fig. 1 to consider the imperfect channel estimation. The additive white Gaussian noise (AWGN) plus (intracell and intercell) interference power is denoted as I, which is assumed to be a stationary process (constant) 2) . The additional notations are listed in the following. Here, the capital letters denote the random processes in dB, and the subscript n is the index of the PCG in the CLPC loop.
• X n : The mobile station transmit power level which is controlled by its base station; • A n : The power attenuation due to the fading;
• Y n =A n -I: The channel power variation in the reverse link;
• Z n : The CLPC loop error; • U n : The 1 ± PCB random process from the base station to mobile station; • C n : The channel estimation error;
• n Γ : The received signal-to-noise plus interference (SINR) power ratio in dB;
• TH Γ : The desired SINR threshold ratio in dB used for the PCB decision;
• ∆ : The power control step size in dB.
Perfect Channel Estimation
In this section, we assume perfect channel estimation, that is, C n =0 dB, so drop C n =0 in Fig. 1 . For the n-th PCG, the base station measures the received SINR n Γ from the mobile station as
The base station compares n Γ with TH Γ to generate a single PCB. If ,
then the base station transmits a negative PCB for the mobile station to decrease its transmitting power by ∆ dB for the next PCG interval; otherwise, the base station transmits a positive PCB for the mobile station to increase its transmitting power by ∆ dB. The state equation for the CLPC can be written as in [6] as 
2) By considering many users in cellular networks, the interference can be approximated as a Gaussian (stationary) random variable with a constant variance by the central-limit theorem [6] .
where the nonlinear function Ψ is the signum function given as
The nonlinear part in the CLPC is illustrated by dashed lines in Fig. 1 [6] . Using the statistical linearization as in [6] , the received PCB signal ( )
at the mobile station is approximated as ,
where g is a positive relative coefficient. The Z n and W n are assumed to be independent Gaussian random variables with mean zero and variances 2 Z σ and 2 W σ , respectively. Hereafter, we drop the subscript n of all random variables for the sake of notational convenience. Then, the mean square error
The optimum * g , which minimizes the MSE, is found as
assuming that the PCB error probability is defined as
The input to the CLPC in Fig. 1 
Imperfect Channel Estimation
In this section, we assume imperfect channel estimation, where the channel estimation error C is modeled as a white Gaussian random process with unit dB and a variance of (6) and (7) can be solved easily by numerical approach once the channel variation input spectrum ( )
is known [6] .
III. Numerical Results
We consider a wireless system with a 2 GHz carrier frequency, 10 Kbps data rate, and 2 KHz PCG rate. We adopt the Jakes flat fading model with the normalized maximum Doppler frequencies f D T b = 0.0037 and 0.0185, which correspond to mobile station speeds of 20 km/h and 100 km/h, respectively. And to evaluate the input channel power spectral density ( )
in (6) and (7) we employ a quasi-analytic approach, which is based on a set of simulated fading samples [6] . Assume that a single bit is used to represent the transmitted PCB and that the power control step size ∆ is set to 1 dB. Figure 2 illustrates the standard deviation of the power control loop error Z σ (dB) for the case of perfect channel estimation, that is, 0 % α =
. Both the analytical and simulation results are given for various loop delays d = 1, 2, and 3 and PCB error = 0 and 10%. We observe that the simulation and analytical results provide a good match lying within 0.2 to 0.3 dB of each other. It should be further noted that the analytical curves are somehow pessimistic in comparison to simulations. This is due to the linearlization of the signum function in the CLPC loop. Figure 2 demonstrates that a loop delay increment of one unit increases the PC loop error by 0.6 to 0.7 dB; Corazza and others [9] presented that a 1 dB PC loop error corresponds to a capacity loss of about 20 users per cell. Furthermore, it is observed that the slope of the standard deviation of the PC loop error is larger at a low speed (for example, 20 to 40 km/h) than that at a high speed. Finally, it is interesting to note that the increment of the PCB error rate from 0 to 10% Power control error std (dB) 60 d=1, error=0% d=1, error=0% d=2, error=0% d=2, error=0% d=3, error=0% d=3, error=0% d=1, error=10% d=1, error=10% Fig. 3 . The power control loop error standard deviation (dB) with the loop delay d and the channel estimation error rate α as the parameters in the flat fading channels. does not change the PC loop error standard deviation significantly. This verifies that the PC loop is robust to the feedback channel error [3] . Figure 3 shows the analytical results of the power control error standard deviation Z σ (dB) for the case of imperfect channel estimation, that is, 0 α ≠ . The PCB error rate is assumed to be 0%, and the loop delay d varies from 1 to 2. Observe from Fig. 3 that the channel estimation error degrades the PC loop performance. For example, when the channel estimation error rate α changes from 0 to 10%, it increases the standard deviation of the PC loop error by 0.4 dB.
IV. Conclusion
This letter presented an analysis tool for the imperfect DS-CDMA CLPC over flat fading, considering channel estimation error, PCB error, and multiple loop delays. The simulation results verified that the proposed analysis method works well, and the proposed analysis can be employed for simulation, which typically requires heavy computation. It was observed that a loop delay increment by one PCG unit causes 0.6 to 0.7 dB degradation on the PC loop error Z σ , which corresponds to a capacity loss of about 15 users per cell. In addition, for every 10% increase of the channel estimation error, the standard deviation Z σ of the PC loop error increases 0.4 dB.
